Meeting the Challenges of 5G RF Production Test Services
Jan 07, 2021 · By Vineet Pancholi · 3D In-Depth, Test and Inspection
Design View all
EDPS 2020: An Inside Look at the Manufacturing-centric Presentations
Like many other industry conferences, the Electronic Design Process Symposium (EDPS 2020) had to go virtual. Not only did it keep our audience safe but allowed us to attract almost 200 registrants worldwide. Thanks to sponsorships from – ANSYS, Cadence, CEDA, Intel, Mentor – A Siemens Business, and Synopsys –...
DAC 2020 Addresses Chiplet Design and Integration
In the early days of ASIC technology, only logic library elements and basic I/Os with up to 10s of transistors were available for customizing gate arrays and/or logic functions in standard cell chips. And then, “megacells” (a.k.a. Functional Blocks, Semiconductor IP Blocks), comprised of 100s, even 1000s, and more transistors...
Devices View all
How AiP Technology Helps Enable 5G and More
For 5G smartphones and other millimeter-wave (mmWave) applications, antenna integration, either through antenna-in-package (AiP) or antenna-on-package (AoP) technologies, simplifies the challenges associated with designing products that operate at these high frequencies. A variety of AiP/AoP design methodologies provide the required form, fit, and function for these applications and can include...
System-on-Chip Disintegration is Underway
We have known for some time that with scaling coming to an end the industry would need to find another way to continue moving forward. One of the options is known as SoC disintegration, which is when a system-on-chip (SoC) is disintegrated into its functional parts and then connect these...
Latest Posts
RF Technology in a Complete Glass Package
In order to remain competitive in the Internet-of-Things (IoT) environment, medium-sized industrial and process measurement technology companies must increasingly integrate...
Plasma Treatment During Fan-Out Packaging Maximizes Performance and Optimizes Costs
In recent years, there has been an increased focus on fan-out wafer-level packaging (FOWLP) due to the smaller packaging size...
Why We Need to Address Known Good Die (KDG) Holistically
If you love, like me, to work on the bleeding edge of technology, you will find that your personal success...
48V Ecosystem and Power Packaging Trends
With each passing year, emerging growth application areas such as Automotive, Cloud Computing, Industrial Automation, and Telecom (5G) Infrastructure are...
The Advantages of Outsourced Test Services
The business model in today’s competitive world of commerce has shifted over recent years to “services.” Companies like Microsoft, Amazon,...
Technologies Migrate from Both Directions to AP Processes
Advanced packaging (AP) processes are often described as the front-end-like processes that have migrated to traditionally back-end applications for packaging...
25 Years Perfecting the Art of Metrology
I first met Dr. Thomas Fries, Founder, and CEO of FRT, The Art of Metrology in 2016 at SEMI Europe’s...
Carrier Wafers for Semiconductor and MEMS Manufacturing
As technology rapidly moves forward, the reduction of device and chip size is playing an important role in implementing as...
Semiconductor Back End Processes: Adopting GEM Judiciously
Equipment Communication Leadership in Wafer Fabrication For many years the semiconductor industry’s wafer fabrication facilities, where semiconductor devices are manufactured...
An EDA Perspective on Today’s Advanced Packaging
In my alliance management roles at electronic design automation (EDA) companies, I arranged many presentations to convey the benefits of...
How COVID-19 Will Impact the Electronics Field Service Industry
Electronics field service, or the traveling equipment engineer, has long been a key pillar of success for semiconductor equipment companies....
Temporary Wafer Bonding System Is Based On Electrostatics, Not Adhesives
Temporary wafer bonding is widely employed in semiconductor device fabrication and in semiconductor device packaging applications, particularly now that changes...
Temporary Bonding and Mold Process to Enable Next-Gen FOWLP
Temporary wafer bonding processes were initially developed for enabling three-dimensional (3D) stacked integrated circuits (ICs). For example, dies can be...
Social Distancing Spotlight: NAMICS
Brian Schmalz, NAMICS, Talks About the Future of Electronics Materials Since we launched the program in January, the 3D InCites...
Digital Cross-section Technology for Inspecting and Measuring Buried Package Interconnects
Much has been written about the end of Dennard Scaling, the slowdown of Moore’s Law and the impact that these...
Behind the Scenes of IEEE Std 1838™-2019
Developing an industry standard is no easy task, and for those involved, its acceptance and publication is something to be...
An Inside Look at 3D-DfT Standard IEEE Std 1838™-2019
Eight years in the making, the IEEE Std 1838™-2019 Standard for Test Access Architecture for Three-Dimensional Stacked Integrated Circuits — or IEEE 1838,...
ISS 2020: How to Win in Our Data-driven World
From January 14 to 16, 2020 SEMI welcomed about 300 high-level executives to the Industry Strategy Symposium (ISS 2020) at...
Indium Corporation’s Andy Mackie Talks About Materials Science
“We believe that materials science changes the world,” declared Indium Corporation’s Andy Mackie during our recent sit-down together at IMAPS...