System-on-Chip Disintegration is Underway
May 07, 2020 · By Phil Garrou · 3D In-Depth, Processes and Technology
Latest Posts
Temporary Wafer Bonding System Is Based On Electrostatics, Not Adhesives
Temporary wafer bonding is widely employed in semiconductor device fabrication and in semiconductor device packaging applications, particularly now that changes...
A Look Inside The 3D Technology Toolbox For STCO
System-technology co-optimization (STCO) – enabled by 3D integration technologies – is seen as a next ‘knob’ for continuing the scaling...
Addressing the Challenges of Surface Preparation for Advanced Wafer Level Packaging
As the semiconductor industry shifts focus from CMOS scaling to heterogeneous integration, the importance of surface preparation and wafer cleans...
CoolCube™: More than a True 3D VLSI Alternative to Scaling
Almost four years ago, we published an article titled “CoolCube™: A True 3DVLSI Alternative to Scaling” on 3D InCites. It...
Replacing NMP: Are You Ready?
NMP is an abbreviation for N-methyl-2-pyrrolidone (other synonyms are 1-Methyl-2-pyrrolidone and 1-Methyl-2-pyrrolidinone) (Figure 1). NMP has proven itself as an...
The Fundamentals and Early History of Quantum Mechanical Tunneling
The mid-1920’s were the miracle years for quantum mechanics. The “Old Quantum Theory” originating with Niels Bohr, had reached crisis point by the...
The Triumph of Quantum Mechanics at the Heart of Solid-State Data Storage
If all the data sent worldwide each day on the internet were burned on to CDs and these were then piled one... Integrated Solid-state Capacitors Based on Carbon Nanostructure
The constant demand for miniaturization, added functionality and increased performance of electronic devices systematically drives higher integration by adding more... 3D Systems-on-Chip: Clever Circuit Partitioning To Extend Moore’s Law
In recent years, the technology of 3D integration has evolved into an economically interesting road. In particular, the technology is...