Striking the Right Chord for Chiplet Integration
Jul 30, 2018 · By Amin Shokrollahi · 3D In-Depth, Design
Latest Posts
Executive Viewpoint: An Interposer Integration and 3D IC Success Story
While the rest of the industry anticipates the coming of 3D ICs, and along with it the long anticipated return...
Executive Interview: Si2 Aims to Boost Confidence in Designing 3D ICs
There’s no doubt left in the minds of semiconductor device manufacturers that the processes required to build interposer-based and 3D...
3D By Design: A Blog By and For the 3D Design Community
Earlier this year, I published an open letter to chip and system-level designers regarding 3D integration, suggesting they consider 3D...
TSV MEOL Process Flow for Mobile 3D IC Stacking
Moore’s law is approaching physical limitations of CMOS scaling, and three dimensional (3D) integration technologies have been proposed as solutions....
E-System Design: Sphinx 3D Path Finder (“3DPF”) V3.0
The Sphinx 3D Path Finder (3DPF) is an exploration tool enabling fast test case creation and analysis for silicon and...
An Open Letter to Chip and System-level Designers Regarding 3D Integration
Dear Chip and System-level Designers, Allow me to introduce myself. My name is Françoise von Trapp, and I am known...
3D Integration Workshop Faces Reliability Challenges Head On
The Friday 3D Integration Workshop at DATE 2014 once again found me among friends, as an intimate group of about...
Making Progress with 3D IC Design and Test
Thank you, Ann Steffora Mutschler (Semiconductor Engineering) for getting to the bottom of the difference of EDA tools for 2.5D...
3D IC Design: Outlook for 2014
To date we at Mentor Graphics have seen a handful of 3D IC design releases, and even more customer evaluations....