Why Hybrid Bonding Is Hard to Perfect
Oct 14, 2026 · By Chad Wallace · 3D In-Depth, Design, Processes and Technology
Latest Posts
A Legacy of Innovation: Celebrating 50 Years of VIEW Micro Metrology
VIEW Engineering: The Origins of Automated Optical Metrology In the 1970s, rapid advances in manufacturing created a growing need for...
Siemens advances self-verifying agentic AI workflows for semiconductor and PCB design
Combines Siemens’ EDA expertise and software with NVIDIA AI infrastructure and software to improve result quality, time-to-results, tool-calling reliability and...
SPM Wafer Cleaning for Advanced Semiconductor Manufacturing
Wafer cleaning is one of the most critical steps in the semiconductor process flow, especially as dimensions continue to shrink to below the 1-nanometer (nm) node. Photoresist residue and particulates can...
Siemens partners with Databricks and FFT to turn production data into scalable AI-driven insights
Siemens Industrial Edge and FFT DataBridge connect shopfloor and plant data directly to the Databricks Platform – no IoT middleware...
SWAP Hub earns DoW Year 2 Award Investment from NSTXL
The Microelectronics Commons NSTXL (National Security Technology Accelerator) has announced the DoW Year 2 awards, with more than $200M invested...
Engineering Copper Grain Structure for High-Yield Hybrid Bonding in 3D Packaging
Why copper grain size matters for hybrid bonding and how to control it for HBM and chiplets. Read the article...
The Next Mode of Transformation: 3D IC Integration
The semiconductor industry finds itself at a critical juncture, where the traditional paradigms of Moore’s Law are encountering fundamental physical...
A Comprehensive Approach to 3D IC Physical Verification: Tackling DRC, LVS and Beyond
As the industry pushes toward ever-greater levels of semiconductor performance, integration and efficiency, the promise of 3D integrated circuits (3D...
Multi Physics Analysis of 3D Integrated Circuits
3D integration is becoming a valuable alternative to the ongoing, yet challenging, transistor scaling known as Moore’s Law. This is...
Taking 3D IC Heterogeneous Integration Mainstream
By Tony Mastroianni and Todd Burkholder, Siemens DIS Over the last several years, chiplet-based heterogeneous package integration has emerged as...
The Role of Chiplets in Redefining Semiconductor Design
Chiplets are transforming the semiconductor landscape. Rather than relying on larger, all-in-one designs, chiplets offer a modular approach to chip...
Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
Keeping pace with Moore’s law continues to be challenging and is driving the adoption of innovative packaging technologies that support...
A Focus on Chiplet Verification
Chiplets have become a strategic asset for designers who are implementing them in all sorts of applications. Until now, chiplet...Driving Collaboration Across Design Teams to Optimize 3D-IC Designs
Editor’s Note: Bob Smith, executive director of the ESD Alliance, a SEMI Technology Community, is a regular contributor to 3D...The Rise of Organic and Glass Substrates
If you are designing a heterogeneously integrated, multi-die, high-performance device for markets such as HPC, AI, data centers, etc., then...
Forging a New Future for 3D IC Design and Architecture
The semiconductor industry’s ability to coax more and more performance out of a chip has produced the most significant innovations...
Chiplet Designs and Heterogeneous Integration Packaging
System-on-Chip (SoC) integrates ICs (by reducing the feature size) with different functions such as central processing unit (CPU ), graphic...
Thermal Analysis Techniques to Improve High Density Semiconductor System Performance
Thermal problems in semiconductor electronic systems often go unnoticed and cause failures. Although thermal problems can be understood and avoided...
Considerations in Power Amplifier Package Design
Understanding the role of compromises and trade-offs in the design process Electronic packages serve many purposes including protecting, connecting, and...