A Focus on Chiplet Verification
Jul 05, 2023 · By Bob Smith · Design
Latest Posts
Building Chiplet Systems: Models
There is a general agreement that chiplet systems are the next step in the evolution of designing dense, complicated, and...
Forging a New Future for 3D IC Design and Architecture
The semiconductor industry’s ability to coax more and more performance out of a chip has produced the most significant innovations...
Building a Dense 3D-IC System: Power Challenges
Recently, there has been a very healthy discussion on whether Moore’s law is still valid. While the arguments fly from...
Chiplet Designs and Heterogeneous Integration Packaging
System-on-Chip (SoC) integrates ICs (by reducing the feature size) with different functions such as central processing unit (CPU ), graphic...
Thermal Analysis Techniques to Improve High Density Semiconductor System Performance
Thermal problems in semiconductor electronic systems often go unnoticed and cause failures. Although thermal problems can be understood and avoided...
Considerations in Power Amplifier Package Design
Understanding the role of compromises and trade-offs in the design process Electronic packages serve many purposes including protecting, connecting, and...
Design-for-test for 3D IC Designs Comes of Age
In the era of more-than-Moore, 3D IC is the new scaling approach adopted by the marketplace. Progress has been made...
Let’s Start the ESD Alliance – 3D InCites Conversation!
This post kicks off what I expect to be a regular series of blogs that will help tie the system... EDPS 2020: An Inside Look at the Manufacturing-centric Presentations
Like many other industry conferences, the Electronic Design Process Symposium (EDPS 2020) had to go virtual. Not only did it...
DAC 2020 Addresses Chiplet Design and Integration
In the early days of ASIC technology, only logic library elements and basic I/Os with up to 10s of transistors...
An EDA Perspective on Today’s Advanced Packaging
In my alliance management roles at electronic design automation (EDA) companies, I arranged many presentations to convey the benefits of...
Striking the Right Chord for Chiplet Integration
The growing digitalization of our society has made our lives connected and, in many aspects, easier. But the digital revolution...
An Update on the Fan-out Panel-Level Packaging Consortium
One topic that has been under hot debate in the semiconductor advanced packaging sector for the past few years is...
EDPS 2017: NOT the usual Electronic DESIGN Process Symposium
When planning the 24th EDPS, the organizing committee, chaired by Shishpal Rawat, former Intel executive, took a number of bold...
Executive Viewpoint: Breaking The Chicken and Egg Cycle for HDAP
For several years now, Herb Reiter, eda2asic, and John Ferguson, Mentor Graphics, have been evangelizing about the necessity of assembly...
Mentor Graphics: Xpedition Package Integrator
Xpedition® Package Integrator provides a holistic co-design methodology that automates planning and optimization of connectivity from a chip through multiple...
Executive Viewpoint: Inside a Multi-Project Wafer Program for 3D Integration
Multi-project wafer (MPW) programs have long been considered an economical way to integrate different IC designs from various teams to...
Executive Viewpoint: An Interposer Integration and 3D IC Success Story
While the rest of the industry anticipates the coming of 3D ICs, and along with it the long anticipated return...
Executive Interview: Si2 Aims to Boost Confidence in Designing 3D ICs
There’s no doubt left in the minds of semiconductor device manufacturers that the processes required to build interposer-based and 3D...