3D test

New Details About More-than-Moore Test Technology Advances

New Details About More-than-Moore Test Technology Advances

SEMICON West and the Electronic System (ES) Design West were, for the first time, co-located at the Moscone Center in San Francisco, from July 9 to 11, 2019. In addition to most keynotes, I reported about here, This blog talks about some in-depth technical presentations on test and the progress many companies made in support of “More than Moore” technology. The Test Vision Symposium The most i... »

Book Review: Handbook of 3D Integration – Volume 4

Book Review: Handbook of 3D Integration – Volume 4

An essential part of successfully introducing a new technology is to educate engineers and managers on its benefits and tradeoffs. That’s why Wiley started publishing the Handbook of 3D Integration Series with Volume 1 and 2 in 2008, followed by Volume 3 in 2014. This blog covers Volume 4, introduced in early May 2019. It focuses on three important 3D challenges: IC design, test, and thermal man... »

3D Test: No Longer a Bottleneck!

3D Test: No Longer a Bottleneck!

When I joined imec in October 2008 to work on test and design- for- test (DfT) of 3D-stacked integrated circuits (ICs), there were only a few test folks active in that emerging field. Consequently, misconceptions about 3D test were omnipresent. In the November 18, 2008 issue of Semiconductor International, Alexander Braun wrote: “At a symposium yesterday on 3-D integration, leading expert Philip... »

Probe Test for 3D Integration: A Thousand Mile Journey

Probe Test for 3D Integration: A Thousand Mile Journey

When we look back at the last 10 years, it’s really been a series of baby steps to move the commercialization of 3D integration technologies forward. There is no single pivotal event that catalyzed the 3D evolution. Like the Chinese philosopher, Lao Tzu said, “do the difficult things while they are easy and do the great things while they are small. A journey of a thousand miles begins with a s... »

New Solution for Testing Chips Prior to 3D Stacking

New Solution for Testing Chips Prior to 3D Stacking

Stacking chips on top of each other (aka 3D stacking) is a well-known approach to make more compact and powerful systems. Until now, it was impossible to probe the large arrays of fine-pitch micro-bumps on advanced chips before stacking. This had a negative effect on the compound yield (because of including faulty dies in the stack). Imec, together with FormFactor (formerly Cascade Microtech), has... »

Image source gratisography.com

3D IC Test: Now and The Road Ahead

Solutions for 3D IC test are ready today, but they will be more ready tomorrow. At the 2015 ISTFA, I presented a tutorial titled “What is New in 3D, Digital Testing?” and I’ll summarize the main points here. I consider test standards and test challenges, which include known-good-die and testing stacked die. The two main goals of 3D IC test are to improve the pre-packaged test quality and to ... »

3D-TEST Workshop Does What Its Name Says: Concentrates On 3D-Test

3D-TEST Workshop Does What Its Name Says: Concentrates On 3D-Test

Virtually all scientific and industry forums on 3D have “3D design-for-test” and/or “3D test” on the topic list of their Call for Papers, but typically at the very bottom of that list, and in practice they focus on 3D technology and/or 3D design and do not offer much 3D-test content. If you don’t believe me, check for yourself how often the word “test” appears in the programs of ... »

Designing in 3D? Don’t Make These DFT Mistakes

Designing in 3D? Don’t Make These DFT Mistakes

The semiconductor industry hasn’t adopted 3D ICs as quickly as many in the industry expected. There are some barriers that perhaps have kept the cost/benefit analysis stuck in the ‘scaling’ camp rather than moving it to the ‘3D’ camp. However, many companies are preparing for the move to 2.5D and 3D in the future. From a DFT perspective, the barriers are actually quite low; designers hav... »

Xcerra™ President and CEO to Join Panel Discussion at Semicon West

Xcerra™ President and CEO to Join Panel Discussion at Semicon West

Xcerra™ Corporation announced that Dave Tacelli will join the panel discussion “Testing into the Future” at SEMICON West, scheduled to take place July 8 to 10 in San Francisco. The panel discussion will be part of the TechXpot North session “Seeking Growth” on Tuesday, July 8, 2014 from 10:30 am – 12:30 pm hosted by Collaborative Alliance for Semiconductor Test (CAST). This session wil... »

3D Test

Cascade Microtech: In the imec 3D Test Lab

My visit to imec to meet with the Cascade Micorotech and imec 3D Test collaboration team included a tour of the 3D test lab to see the CM300 in action, so we suited up for Class 1000 cleanroom and stepped inside. Generally we would have had to prep for class 100 or higher for the test environment, but thanks to nifty new FOUPs that have a class 1 microenvironment to protect the wafers, we at least... »

Page 1 of 41234