Search Results

Matches for your search: "fan-out wafer level packaging "

SEMI Rising Tide Report

SEMI Releases Report on Maturity of Semiconductor Sector Corporate Climate Disclosures

MILPITAS, Calif. — May 8, 2024 — SEMI today released the report A Rising Tide: Building a Climate-Resilient Semiconductor Value Chain that spotlights the maturity of the semiconductor value chain as it strives toward greater climate resilience and develops climate risk mitigation strategies. Led by the SEMI Sustainability Initiative Environmental Risk Mitigation and Reporting (ERMR)...

25 Years Perfecting the Art of Metrology

 I first met Dr. Thomas Fries, Founder, and CEO of FRT, The Art of Metrology in 2016 at SEMI Europe’s 3D Summit in Grenoble. Fries became a big fan of 3D InCites, following us on social media, and sharing our content. Over the next few years, Fries and the team...

Strategic Materials Conference Focuses on Complex Challenges

Materials have a major impact on reliability, performance, cost and other key parameters of electronic solutions. SEMI’s recent Strategic Materials Conference (SMC 2019) brought materials suppliers and their customers together to discuss progress made in these areas. They also addressed how to solve the increasingly divergent and complex challenges current...

Rudolph Technologies Introduces New JetStep Lithography Systems at SEMICON China 2019

Rudolph Technologies, Inc. (NYSE: RTEC) today announced the immediate availability of its new JetStep® lithography systems for advanced packaging processes on wafer and panel formats. The JetStep systems incorporate an option for a new, proprietary submicron lens design, as well as up to 25% increased productivity over the previous JetStep...

More-than-Moore 2.5D and 3D SiP Integration

A new book on 2.5D and 3D integration, written by Riko Radojcic and published by Springer, will soon be available. The book addresses the current status of More-than-Moore system-in-package (SiP) technologies and explores the technical and business tradeoffs for deploying these options in high volume commercial IC products. We’re pleased...

SUSS MicroTec Launches SB6/8 Gen2: A Next-Generation Semi-Automated Permanent Wafer Bonder

Garching, October 7, 2014 – SUSS MicroTec, a leading supplier of equipment and process solutions for the semiconductor and related markets, has launched its next-generation semi-automated permanent wafer bonder today. The SB6/8 Gen2 Wafer Bonder is SUSS MicroTec’s state-of-the-art universal permanent wafer bonding system that handles wafers up to 200 mm and supports...

The Future of Image Sensors is Chip Stacking

CMOS image sensors (CIS) have often been heralded as the first 3D devices in volume manufacturing. However, this is not really the case. Shellcase MVP, the first generation of CIS that used through silicon vias (TSVs) to form interconnects was still a 2D device. (Remember, TSV is not always synonymous with 3D)....

Strong adhesives

Temporary Bond/Debond: Not Ready for 3D TSV Prime TIme

It’s too bad SUSS MicroTec’s Wilfried Bair was one of the last presenters on Friday at 3D Architecures for Systems in Packaging Symposium (3DASIP), Dec. 14, 2012, because more people should have been present to hear what he had to say. While most presenters focused on successes and future work...