Matches for your search: "fan-out wafer level packaging "
Fast-growing microelectronics company to use industry-leading Solstice system for both electroplating and surface preparation in manufacturing of its Ideal Switch® KALISPELL, Mont. – July 12, 2023 – ClassOne Technology, a leading global provider of advanced electroplating and wet processing tools for microelectronics manufacturing, today announced it has secured an order...
ClassOne Technology, a leading global provider of advanced electroplating and wet processing tools for microelectronics manufacturing, today announced it has shipped another Solstice® CopperMax™ single-wafer processing system to a leading provider of aerospace and defense solutions. Built on ClassOne’s state-of-the-art, high-throughput Solstice platform, the system will augment the customer’s existing installed...
ERS electronic, the industry leader in the market of thermal management solutions for semiconductor manufacturing, has developed a temperature calibration device that allows automatic and highly accurate measurements below 30mK in the actual probing area. The patent-pending device, aptly named ProbeSense™, consists of a temperature sensor, which is mounted in...
This week we continue our look at ECTC 2020. imec and SPTS Collaborate on Nano-TSV Processes As part of our IFTLE theme of advanced packaging and interconnect going submicron, let’s look at the imec (long renowned for both their front end and back end work) presentation “Extreme Wafer Thinning and...
Requirements for interconnect pitches of 20µm and below is expected to be the norm in the future. Since typical solder bump technology is not expected to be able to meet those requirements, many companies have been examining Cu-to-Cu direct bonding. Cu-to-Cu bonding can be achieved through one of two ways:...
FLORIAN, Austria, July 11, 2016—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today introduced the EVG®50 automated metrology system. Designed to support the increasingly stringent manufacturing requirements for advanced packaging, MEMS and photonics applications, the EVG50 performs high-resolution non-destructive...
The GEMINI®FB XT fusion wafer bonding platform features up to a 3X improvement in wafer-to-wafer bond alignment accuracy as well as a 50% increase in throughput over the previous industry benchmark platform. These performance breakthroughs clear several key hurdles to the industry’s adoption of 3D-IC/TSV technology. Testimonial According to the...
Ladies and Gentlemen of the semiconductor industry, we have a new acronym to add to 3D integration lexicon and its name is 3D SoC (aka: 3D system on a chip, or 3D system partitioning, or mixed node integration – take your pick). Whatever the moniker, it looks like THIS is...
Two schools of thought clearly emerged at last week’s European 3D TSV Summit, which took place on January 20 and 21, 2014 at Minatec campus in Grenoble France. One I addressed in yesterday’s post – about realizing system-level benefits – including cost – by integrating 2.5D and 3D IC technologies....
What better place for the Queen of 3D to start out her Europe in 3D tour than a late lunch at the Crown Inn, in Colchester, Essex UK? I arrived in London on Monday afternoon, January 12, and was greeted by 3D InCites’ own Nick Richardson, business development manager (and...
