Search Results

Matches for your search: "fan-out wafer level packaging "

May Member News

May Member News: Committed to Long-Term Impact

May 2025 marked another active month for the semiconductor industry, showcasing innovation, global engagement, and strategic progress across multiple fronts. Member companies unveiled new technologies, strengthened industry connections through major conferences, and advanced key initiatives in packaging, AI, and sustainability. From executive appointments and facility openings to award recognitions and...

A Look at the Next Generation of Packaging Inspection Solutions

With the increasing expectations and demands of customers of electronic equipment, the manufacturing technologies applied are also propelled due to rising requirements. Powerful wearables, the Internet of Things (IoT), mobile communication devices, and new huge data storage subsystems push the semiconductor industry and the electronics designers to new heights, and...

Heterogeneous IC packaging

Heterogeneous IC Packaging: Building an Infrastructure

Heterogeneous IC packaging is here. It is already in production, and increasingly more customers are developing and qualifying their products at Amkor and in other outsourced semiconductor assembly and test (OSAT) suppliers and foundry providers. The rationale for this surge into new multi-die embodiments has been well documented and discussed....

IFTLE 468: Samsung Advanced Packaging at the 2020 Virtual IWLPC

Over its 17 years of existence, the IWLPC has morphed from a conference focused on wafer-level packaging to one basically focused on anything advanced packaging. It is organized by SMTA and Chip Scale Review. Let’s first take a closer look at some of this year’s virtual presentations by Samsung. Samsung...

Virtual IWLPC Focuses on Panel Level Packaging

The 2020 International Wafer Level Packaging Conference (Virtual IWLPC) brought up the caboose of several weeks of virtual conferences that for me started with SEMICON Taiwan and included IMAPS International Symposium. The content featured one keynote, a panel discussion, 40 technical presentations, and 23 virtual exhibits where you can access...

IFTLE 428: Panel Level Processing: We’ve Come A Long Way Baby!

It was in 1992 when Ted Tessier and I, in our paper, “Overview of MCM Technologies: MCM-D”, at the IMAPS Symposium in San Francisco, drew the analogy to the evolving LCD industry. “The LCD industry had spawned the development of a whole new class of large format, high-throughput thin-film processing...

Gartner: New Normal is Slow Growth, Plentiful FOWLP

What is the “new normal” for semiconductors? Jim Walker, Research VP, Semiconductor Manufacturing, Gartner, closed out Q3 2016 with his informative talk at the IMAPS | MEPTEC | SEMI Northern California Chapter luncheon meeting on September 28, 2016, at SEMI HQ in San Jose, California, addressing the topic of the...

3D InCites Interview: RTI in 3D

While most of the research institutes in the US and Asia have been focused on commercializing 3D integration technologies for mass markets such as mobile devices and consumer electronics, one US-based research institute has followed a different path more similar to that of the European research centers; focusing its 3D...

3D Readiness Report Card

3D ASIP 2013: Jan Vardaman’s 3D Readiness Report Card

While other presenters for the 2013 3D ASIP session, “Evolution of 3D Technologies and Market Trends” took a more conventional approach to reporting the status of 3D integration, Jan Vardaman, TechSearch International gets the prize for originality and humor for playing the role of “professor” and delivering the 3D readiness...