Search Results

Matches for your search: "fan-out wafer level packaging "

The Role of Redistribution Layers (RDL) in Advanced Packages

Advanced packaging is coming into sharp focus in today’s AI era. Once regarded as an afterthought in the chip making process, advanced packaging now holds the key to better power, performance, area, and cost efficiency. One approach that’s making these improvements possible is the use of redistribution layers, or RDLs...

Yield and Cost Analysis of a Face-to-Back Chip-on-Wafer 3D Package

Yield and Cost Analysis of a Face-to-Back Chip-on-Wafer 3D Package

One form of advanced packaging is 3D stacking, in which two (or more) chips are stacked together. This differs from interposer-based packaging, in which a silicon (or other type of) interposer is used as a base to place multiple die side-by-side on the interposer. In that case, the interposer has...

Panel Level Packaging Consortium 2.0 Gains Ground

Sometimes, in the face of adversity, great things can be accomplished. In this case, the adversity was the COVID-19 crisis, and the great things accomplished were the goals of the Panel Level Packaging Consortium 2.0. In a recent article published by Fraunhofer IZM, Dr. Tanya Braun, group leader of the...

Advanced Packaging Technologies are Key for Semiconductor Innovation

“2017 was an unprecedented year for semiconductor industry”, comments Santosh Kumar, Director of Packaging, Assembly, and Substrates at Yole Korea, part of Yole Développement (Yole).“The market grew by 21.6% year-to-year to reach a record of almost US$412 billion.” Under this dynamic context, the advanced packaging industry is playing a key role,...

Apple selected substrate-like PCBs for its latest iPhones. Who’s next?

The semiconductor industry’s trends are affecting the semiconductor package and package-to-board interconnect level. Performance-driven applications like PCs and smartphones are giving way to functional applications that are plotting the semiconductor industry’s future course. Internet of Things (IoT), the automotive market, 5G connectivity, augmented and virtual reality (AR/VR), and artificial intelligence...

Citius, Altius, Fortius: Packaging Topics at SEMICON Korea 2018

Winter 2018, and Korea is at the center of the world in both sports and in electronics. Sports, of course, because of PyeongChang, host city for the 23rd Olympic Winter Games, with participants ranging from Eritrea to Tonga, along with the usual cold-weather-country (Norway, Canada, Sweden, etc.) players who showed...

EV Group Unveils Breakthrough Low-Temp Laser Debonding for FOWLP

EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today unveiled its next-generation laser debonding solution, which enables high-throughput, low-cost-of-ownership (CoO) room-temperature debonding for ultra-thin and stacked fan-out packages. Designed as a module for integration in the company’s benchmark EVG®850...

The European 3D Summit: From Roadmaps to Reality

In its fourth edition and with a new name, the European 3D Summit (formerly the European 3D TSV Summit) reflected the shift from R&D to the real business of 3D integration and advanced packaging, and highlighted the significant growth this market space has undergone in the past year. It has...

Takeaways from the 5th Annual IEEE Global Interposer Technology Workshop

More than 25 years ago, Professor Rao Tummala founded Georgia Tech’s Package Research Center. However, his vision that advanced IC packaging technology would “graduate” soon and play a major role in the semiconductor industry didn’t come true for a long time. About a decade ago, the first generation of advanced...

2017 3D InCites Awards Winners

Device of the Year InFO PoP  – TSMC A device architecture that was developed and qualified for high volume production in record time. The announcement of its use in the A10 processor in September 2016 paved the way for fan-out applications to be used in mobile products in high volumes....