Matches for your search: "fan-out wafer level packaging "
Nordson Test & Inspection today announced its participation in SEMICON Taiwan, one of the most anticipated events in the semiconductor industry. The event will take place from September 4-6, 2024 at TaiNEX Hall 1 and 2, Taipei, Taiwan. In booth #L0516, the company will be showcasing its state-of-the-art inspection and...
An AI package is like a puzzle made up of individual pieces of different sizes and shapes, each one essential to the final product. Together, these pieces are typically integrated into a 2.5D IC package designed to reduce footprint and maximize bandwidth. A graphic processing unit (GPU) and multiple 3D...
Expanded collaboration includes installation of EVG’s LITHOSCALE® maskless exposure system, EVG®7300 UV-NIL system and complementary resist processing systems FLORIAN / GRAZ, Austria, November 13, 2023—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, and Silicon Austria Labs (SAL), Austria’s leading...
The 56th International Symposium on Microelectronics (IMAPS 2023) will be held October 2-5, 2023, at the Town & Country Resort in San Diego, California. This jam-packed, annual conference brings together industry engineers, researchers and top experts involved in advanced packaging and microelectronics assembly. Given the strength of the program, many...
It is often claimed that 3D chip stacks offer the potential to meet current and future requirements of digital circuits, such as for performance, functionality, and power consumption. Specifically, both design paradigms “More Moore” and “More than Moore” will benefit from 3D chip stacking (and new technologies and materials). 3D...
It’s been two years since I last visited EV Group headquarters in Schärding, Austria, so I was glad to be able attend EVG Technology Day on February 17, 2016 at the Fremont Marriott, in Fremont CA. It was a good reminder of the company’s many and varied capabilities in processes targeting 3D...
And what are we going to do about it in 2015…? A moment ago I finished reading my predictions for 2014. I wrote them on January 11, 2014, almost exactly one year ago. After convincing myself that I was roughly on target, I am going to stick my neck out again,...
I recently had one of those moments of clarity that comes from asking different people the same questions and fitting all the varied answers together like a puzzle to come up with the big picture. In this case, the questions had to do with the various approaches being developed to...
With a focus on providing cost-effective and reliable solutions to speed manufacturing readiness of 3D technology options, experts from SEMATECH’s 3D interconnect program based at the College of Nanoscale Science and Engineering’s (CNSE) Albany NanoTech Complex outlined new developments in wafer bonding, copper removal, and wafer thinning at the 2010...
Did you hear the news about Elpida?
