Search Results

Matches for your search: "fan-out wafer level packaging "

2018 TSMC Technology Symposium: Listen – Analyze – Act

May 1st is a holiday in many countries, but not in the U.S. and not for TSMC. A very professional TSMC team and many of its Open Innovation partners demonstrated recent accomplishments to a gathering of more than 2000 attendees at the 2018 TSMC Technology Symposium at the Santa Clara...

EV Group and IBM Sign License Agreement on Laser Debonding Technology

EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, and IBM (NYSE: IBM) today announced that the companies agreed to sign a license agreement on laser debonding technology. EVG plans to integrate IBM’s patented Hybrid Laser Release process into EVG’s...

Image Courtesy of TSMC Ltd.

TSMC’s OIP 2017 Symposium Shows The Awesome Power of an Ecosystem

Last week, September 13 to be exact, TSMC held its Open Innovation Forum (OIP 2017) Symposium at the Santa Clara Convention Center. Before getting into product and market details, allow me to share some of my general impression of this, as usual, very well-organized event. After several decades of experience...

Rudolph JetStep S Lithography System Advances Panel-based Advanced Packaging

Wilmington, Mass. (May 23, 2017)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that it has received an order for its JetStep S Lithography System for fan-out panel-based advanced packaging processes. The system, which will ship in June 2017 to an outsourced assembly and test (OSAT) facility based in Asia, will be...

Will IoT be the Next Killer App for Semiconductors?

At the end of April, I attended the Internet of Things (IoT) Developers Conference at the Santa Clara Convention Center. Because our semiconductor industry is expecting that IoT applications will significantly contribute to revenue growth, I wanted to get the latest about: If, how, when, why and for which applications...

TechSearch International Analyzes High-Performance Package Trends

A variety of alternatives is challenging silicon’s role in advanced packaging interposers for high-performance package applications. The first applications using silicon interposers with through silicon vias (TSVs) were field programmable gate arrays (FPGAs), followed by graphic processor units (GPUs). Though unit volumes have been small, the vast knowledge gained from...

Rudolph Receives Multi-System Order from Leading Memory Manufacturer for Advanced Memory Ramp

 Wilmington, Mass. (February 16, 2017)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that a leading memory manufacturer in Asia has placed orders totaling over $8 million USD for process control equipment to support the ramp of their latest high-performance stacked memory devices. The equipment spans front- and back-end applications. It includes MetaPULSE® metrology...

Outlook 2017: Advanced Packaging Technology Takes Center Stage

The era of “More than Moore” was alive and well in 2016 as the semiconductor industry witnessed many new developments in advanced packaging. Among these was the production of the first hybrid bonded image sensor, which enables high-performance image processing as well as on-sensor memory to provide faster extraction and...

Image Courtesy of TSMC Ltd.

TSMC’s OIP Symposium 2016

After a fairly long vacation it’s very hard to get back to work. That’s why I was really glad that this year’s OIP Symposium helped me – right after touring Europe for 3 weeks – to finding my groove again. Allow me to share some of my observations at and thoughts...