JDA to Extend Limits of Temporary Bonding/Debonding Technology to Support High-Topography Wafers and Chips
SEMICON EUROPA, Dresden, Germany, October 11, 2011—EV Group (EVG), a leading supplier of wafer bonding and lithography equipment for the MEMS, nanotechnology and semiconductor markets, today announced that it has established an agreement with world-renowned research institute Fraunhofer IZM-ASSID (All Silicon System Integration Dresden) to jointly develop high-volume manufacturing processes for 3D IC integration applications. Specifically, the two organizations will leverage their expertise to extend temporary bonding and debonding processes to support chip-to-wafer bonding with higher levels of topography (up to 600 microns thick)—a critical step in ramping 3D IC technology to volume production. The joint-development project will take place in ASSID’s leading-edge facility in Dresden, Germany—the first Fraunhofer Center with a 300-mm line dedicated to developing processes for high-volume 3D IC manufacturing and prototyping.
“The growing need for ‘More than
Chip-to-wafer bonding, where chips from one wafer are diced and joined to another wafer, has emerged as a promising method for enabling 3D IC integration. In chip to wafer bonding, chips can be tested before bonding to ensure that only known good die are joined together—enabling higher device yields. In addition, devices with heterogeneous technologies (different sizes, feature dimensions, etc.) can be bonded together to achieve 3D die stacks with a broad range of functionality (logic, memory, mixed signal, photonics, etc.) in the smallest possible space. Currently, the most advanced temporary bonding/debonding processes can support bonded wafers with topographies up to 100 microns thick. However, as the complexity of the die structures continues to increase, the topography of the bonded wafers will increase in thickness as well—requiring continuous advances in rigid backgrinding support for wafer thinning, as well as low vertical force debonding to avoid defects during the debonding process.
“As a leader in advanced semiconductor R&D, Fraunhofer IZM-ASSID is constantly pushing the envelope on new process technologies needed to keep the semiconductor industry on its roadmap,” stated Markus Wimplinger, corporate technology development and IP director for EVG. “Their proven track record of delivering industrial solutions coupled with their expertise in wafer-level packaging makes them an ideal partner for jointly developing advanced processes, including temporary bonding and debonding, to accelerate the production of 3D ICs.”
Under the terms of the agreement, EVG will provide its extensive expertise in 3D IC tooling and process development, particularly in wafer debonding. Fraunhofer IZM-ASSID will in turn lend its industry-leading expertise in wafer-level packaging and system integration technologies, access to test samples and demonstrator materials, and its established network with other research institutes and universities in the field of advanced system integration to ensure that the developed processes fully meet the industry’s requirements for 3D process integration. Process development work will be accomplished using EVG850 TB/DB systems already installed at Fraunhofer IZM-ASSID’s facility.