3D ICs Tear Down the Dreaded Memory Wall and Save Power
Jul 15, 2020 · By Herb Reiter · 3D In Context, Blogs
Latest Posts - Page 3
ISS 2019 Continued: Facing New Challenges and Opportunities
Just in case you didn’t have a chance yet to read part 1 of the ISS 2019 blog, covering day...
ISS 2019: Semiconductor Industry Faces New Challenges and Opportunities
SEMI held its annual Industry Strategy Symposium (ISS 2019) at the Ritz Carlton in Halfmoon Bay, CA January 6-9, 2019....
Highlights From MEPTEC’s 2018 Heterogeneous Integration Symposium
The Microelectronics Packaging and Test Engineering Council (MEPTEC) held its annual heterogeneous integration symposium at SEMI’s headquarters in Milpitas, CA...
EDA Design Tools/Flows Targeting WLP Featured at IWLPC 2018
Wafer and panel-level packaging (WLP/PLP) offers technical and business advantages, compared to traditional IC packages. These cost-effective packaging solutions attracted...
Wally Rhines Discusses the Importance of EDA and Design at IWLPC 2018
At this year’s International Wafer-level Packaging Conference, almost 1000 semiconductor experts from all parts of the supply chain gathered at...
TSMC Announces SoC Design in the Cloud at the OIP 2018 Ecosystem Forum
As I prepared to attend TSMC’s OIP 2018 Forum on October 3, 2018 two emails from TSMC caught my attention....
SEMI’s Strategic Materials Conference Calls for Supply Chain Cooperation
The message remains consistent: following Moore’s Law is no longer economical for most IC designs. A major part of the...
SEMICON West Confirms: AI is the New Killer-app for Semiconductors
SEMICON West (San Francisco, July 10 to 12) confirmed that our industry’s rapid growth will continue. Machine learning (ML) and...
DAC 2018: New Opportunities for EDA and the Entire Semiconductor Supply Chain
This year’s Design Automation Conference (DAC 2018) was held at Moscone West, San Francisco, CA. On three levels, about 175...
2018 TSMC Technology Symposium: Listen – Analyze – Act
May 1st is a holiday in many countries, but not in the U.S. and not for TSMC. A very professional...
Strategic Partnership with ESD Alliance Extends SEMI’s Reach to Semiconductor Design
On Monday, April 16, 2018, SEMI, the industry association representing the global electronics manufacturing supply chain, and the Electronic System...
FLEX2018 Shows how 3D Printed Electronics Will Impact Our Lives
If you drive a late model car, you may be impressed by the many sensors that capture engine conditions, tire...
The 14th ASIP Addresses a Spectrum of Advanced Packaging Opportunities, Part 2
Part 1 of my 3D ASIP blog covered the five keynotes presented at 3D ASIP 2017. Part 2 focuses on... The 14th 3D ASIP Conference Addresses a Spectrum of 0pportunities, Part 1
Several years before I started promoting 3D IC benefits in 2008, a small team of industry visionaries founded the 3D...
IEDM 2017 Looks Way Beyond Moore’s Law
The International Electronic Device Manufacturing Conference (IEDM) has always focused on device scaling, successfully guiding our industry for several decades along...
Sir Walter Raleigh towered above the 50th IMAPS Symposium
Almost 500 years ago Walter Raleigh was born in England, rose rapidly in the favor of Queen Elizabeth I and...
EDPS 2017: NOT the usual Electronic DESIGN Process Symposium
When planning the 24th EDPS, the organizing committee, chaired by Shishpal Rawat, former Intel executive, took a number of bold...
TSMC’s OIP 2017 Symposium Shows The Awesome Power of an Ecosystem
Last week, September 13 to be exact, TSMC held its Open Innovation Forum (OIP 2017) Symposium at the Santa Clara...
IMAPS 2017 SiP Conference Takes on Sonoma
California’s Wine Country attracts visitors from all over the world. They can enjoy the scenic countryside, historic places, golf courses,...