TSMC certainly did hand out keys to the city to the EDA vendors last week at OIP. Just to recap, we reported on Synopsys and Cadence CoWoS reference flow wins last week. Mentor Graphics’ nod came in the form of Partner of the Year Award for “CoWoS Design Enablement and Test Vehicle Development.” (You can find the full Mentor announcement here) Add to that this announcement from ANSYS/Apache that the company’s simulation tools have been selected to meet power noise and reliability requirements and manage thermal impact on 3D-IC structures, such as thermal run-away, stress and thermal-induced electromigration. One thing is for sure, TSMC has its based covered.
Francoise von Trapp

They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
Engineering Copper Grain Structure for High-Yield Hybrid Bonding in 3D Packaging
Mar 27, 2026
Why copper grain size matters for hybrid bonding and how...
The Next Mode of Transformation: 3D IC Integration
Mar 10, 2026
The semiconductor industry finds itself at a critical juncture, where...
A Comprehensive Approach to 3D IC Physical Verification: Tackling DRC, LVS and Beyond
Sep 23, 2025
As the industry pushes toward ever-greater levels of semiconductor performance,...
Related Tag Posts
Intel Foundry Achieves Breakthrough with World’s Thinnest GaN Chiplet Technology
Apr 10, 2026
Han Wui Then is a senior principal engineer at Intel...
Why Die Bonding Fails to Scale: How Do You Move from Prototype to Production Without Starting Over?
Apr 08, 2026
By Tobias Gleichmann In advanced packaging, the real challenge usually...
Advanced Optical Metrology for Wire Bond Inspection Using 3D Area Multi-Focus (AMF) Imaging
Apr 06, 2026
By Austin Rose, Troy Frappier and Alan Emmans of VIEW...




