TSMC certainly did hand out keys to the city to the EDA vendors last week at OIP. Just to recap, we reported on Synopsys and Cadence CoWoS reference flow wins last week. Mentor Graphics’ nod came in the form of Partner of the Year Award for “CoWoS Design Enablement and Test Vehicle Development.” (You can find the full Mentor announcement here) Add to that this announcement from ANSYS/Apache that the company’s simulation tools have been selected to meet power noise and reliability requirements and manage thermal impact on 3D-IC structures, such as thermal run-away, stress and thermal-induced electromigration. One thing is for sure, TSMC has its based covered.
Francoise von Trapp
![](https://www.3dincites.com/wp-content/uploads/Francoise_KR_Portrait-1-150x150.jpg)
They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
Apr 15, 2024
Keeping pace with Moore’s law continues to be challenging and...
A Focus on Chiplet Verification
Jul 05, 2023
Chiplets have become a strategic asset for designers who are...
Driving Collaboration Across Design Teams to Optimize 3D-IC Designs
Jun 13, 2023
Editor’s Note: Bob Smith, executive director of the ESD Alliance,...
Related Tag Posts
IFTLE 600: A Notice of Intent from the CHIPS NAPMP
Jul 24, 2024
The National Advanced Packaging Manufacturing Program (NAPMP) is one of...
Interconnectology 101: Before Switching to PVD, Consider Liquid Metal Ink
Jul 23, 2024
You may have heard of the company, Averatek. Founded in...
Sustainability and Semiconductors at SEMICON WEST 2024
Jul 22, 2024
SEMI has increasingly focused on sustainability and semiconductors in the...