TSMC certainly did hand out keys to the city to the EDA vendors last week at OIP. Just to recap, we reported on Synopsys and Cadence CoWoS reference flow wins last week. Mentor Graphics’ nod came in the form of Partner of the Year Award for “CoWoS Design Enablement and Test Vehicle Development.” (You can find the full Mentor announcement here) Add to that this announcement from ANSYS/Apache that the company’s simulation tools have been selected to meet power noise and reliability requirements and manage thermal impact on 3D-IC structures, such as thermal run-away, stress and thermal-induced electromigration. One thing is for sure, TSMC has its based covered.
Francoise von Trapp
They call me the “Queen of 3D” because I have been following the course of…
Related Category Posts
The Role of Chiplets in Redefining Semiconductor Design
Dec 05, 2024
Chiplets are transforming the semiconductor landscape. Rather than relying on...
Five Workflows for Tackling Heterogeneous Integration of Chiplets for 2.5D/3D
Apr 15, 2024
Keeping pace with Moore’s law continues to be challenging and...
A Focus on Chiplet Verification
Jul 05, 2023
Chiplets have become a strategic asset for designers who are...
Related Tag Posts
3D Integration Themes Become a Reality at IEDM 2024
Jan 13, 2025
The Transistor Wars are back, but they look a little...
Interconnectology Saves the World!
Jan 08, 2025
In 2007, when I was managing editor at the now...
IFTLE 616: Broadcom eXtreme Dimension System in Package (XDSiP™)
Jan 07, 2025
Broadcom has recently announced the availability of its 3.5D eXtreme...