Figure 6: Wafer warpage is 0.1mm before TSV/RDL formation. This is low enough to implement the TSV/RDL formation step. (Source: Murata)