Figure 3: Wafer-to-wafer hybrid bonding is a key technology for integrating 3D-SoC at the µm interconnect density level. Imec’s proprietary approach using SiCN as a bonding dielectric manages interconnect pitches scaling down to 400nm pitch.