Archives January 2019 - Page 2 of 2 - 3D InCites

Rudolph Technologies Receives Orders for Over $15 Million from Major Memory Manufacturer

Wilmington, Mass. (January 15, 2019)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that it has received orders for over $15 million of legacy and new process control systems from a memory manufacturer based in Asia. The systems will be used by a top-tier memory chip maker as they rapidly transition high-end DRAM (DDR4, DDR5) and HBM DRAM packaging from wire bonding to advanced packagi... »

ISS 2019: Semiconductor Industry Faces New Challenges and Opportunities

ISS 2019: Semiconductor Industry Faces New Challenges and Opportunities

SEMI held its annual Industry Strategy Symposium (ISS 2019) at the Ritz Carlton in Halfmoon Bay, CA January 6-9, 2019. Many high-level executives represented key areas of the electronic products supply chain. Former government officials emphasized that our country’s leaders recognize the strategic importance of semiconductors. The theme of ISS 2019 was: “The Golden Age of Semiconductors: Enabl... »

Optimizing Your SoC or ASIC to Design PCBs More Cost Effectively

Optimizing Your SoC or ASIC to Design PCBs More Cost Effectively

Shrinking silicon process nodes and increasing memory demands are a nightmare for PCB design teams working with custom ASICs or SoCs on high-performance systems. Huge devices with challenging bump and package-ball net assignments must be integrated onto the PCB while overall system integrity is maintained and signal-layer count and overall PCB size stay within system and cost constraints. This pap... »

3D Powered: From Image Sensors to Artificial Intelligence

3D Powered: From Image Sensors to Artificial Intelligence

The widespread deployment of 3D stacked CMOS Image Sensors (CIS) in consumer electronics, namely smartphones, by handset makers domestic (Apple, iPhone) and overseas (Samsung, Galaxy), is certain proof that 3D integration technologies pivoted over the last ten years from being something useful only for fairly esoteric applications and high ASP products, to being a technology that reached the right... »

3D InCites Turns 10: A Brief Analysis of the 3D Journey

3D InCites Turns 10: A Brief Analysis of the 3D Journey

I cannot believe 3D InCites is already turning 10! As wise people say, time flies!  Taking a step back, I have to admit a lot of progress has been made since my first attendance as a young engineer to the EMC 3D workshops back in 2008. At that time, we were discussing how to form a via, how to fill it, how to use a temporary wafer carrier to process thin wafers…etc. We are definitely more m... »

Rudolph Technologies Announces Rapid Adoption of the Dragonfly G2 System for Advanced Packaging Inspection

Rudolph Technologies Announces Rapid Adoption of the Dragonfly G2 System for Advanced Packaging Inspection

 Wilmington, Mass. (January 8, 2019)—Rudolph Technologies, Inc. (NYSE: RTEC) announced today that it has received orders for 12 of its Dragonfly™ G2 system, just months after releasing the product. Several systems were delivered in the fourth quarter to the largest OSAT where the Dragonfly G2 systems displaced incumbent 3D technology and retained the Company’s market leadership in 2D ma... »

IFTLE 401: FOWLP for RF; D2W Hybrid Bonding; FOPLP in Samsung Watch

IFTLE 401: FOWLP for RF; D2W Hybrid Bonding; FOPLP in Samsung Watch

As its name implies, the International Wafer Level Packaging Conference (IWLPC) initially covered wafer-level packaging (WLP) technologies. As all conferences do, it soon expanded its scope to cover basically all advanced packaging topics including WLP, fan-out wafer-level packaging (FOWLP), 2.5D/3D, and advanced manufacturing and test, etc. Statistics from this year’s show include: 809 Atte... »

Fan-out Panel Production Becomes a Reality

Fan-out Panel Production Becomes a Reality

Fan-out panel level production is underway at Powertech Technology, Inc. (PTI) for MediaTek’s power management integrated circuit (PMIC) for smartphone applications.  The Samsung Galaxy watch uses the fan-out panel level process (FOPLP) developed by Samsung Electro-Mechanics (SEMCO) to package the application processor and PMIC.  Future applications under consideration for panel production in... »

Highlights From MEPTEC’s 2018 Heterogeneous Integration Symposium

Highlights From MEPTEC’s 2018 Heterogeneous Integration Symposium

The Microelectronics Packaging and Test Engineering Council (MEPTEC) held its annual heterogeneous integration symposium at SEMI’s headquarters in Milpitas, CA on December 5, 2018. Many manufacturing and test, as well as electronic design automation (EDA) and IC design experts, got together to present and discuss how to integrate heterogeneous functions in advanced IC packages to better meet cus... »

Page 2 of 212